



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/825,098	04/03/2001	John A. Fogelle	16007/00-657	4449

22206 7590 01/21/2005

FELLERS SNIDER BLANKENSHIP  
BAILEY & TIPPENS  
THE KENNEDY BUILDING  
321 SOUTH BOSTON SUITE 800  
TULSA, OK 74103-3318

EXAMINER

STEELMAN, MARY J

ART UNIT	PAPER NUMBER
----------	--------------

2122

DATE MAILED: 01/21/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

**Application No.**

09/825,098

**Applicant(s)**

FOEGELLE ET AL.

**Examiner**

Mary J. Steelman

**Art Unit**

2122

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 27 September 2004.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☐ Claim(s) 1-8 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-8 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 27 September 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input checked="" type="checkbox"/> Other: <u>Copy of accepted drawing</u> .         |

**DETAILED ACTION**

1. This action is in response to amendments and remarks issued 27 September 2004. Claims 1-5 and 7 are amended. Claim 8 has been added. Claims 1-8 are pending.

***Drawings***

2. In view of the Replacement Sheet drawing received, the prior objections are hereby withdrawn.

***Claim Objections***

3. In view of the amendments to the claims, the prior objections are hereby withdrawn.

***Claim Rejections - 35 USC § 112***

4. In view of the amendments to the claims, the prior 35 USC § 112 objections are hereby withdrawn.

***Claim Rejections - 35 USC § 103***

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 1-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent 5,862,354 to Curiger et al., in view of US Patent 6,412,072 B2 to Little et al., and further in view of US Patent 5,898,859 to Kardach et al.

Per claim 1:

Art Unit: 2122

-a primary one-wire bus, said primary one-wire bus in digital electrical communication with the master;

(Col. 2, lines 15-17, "The present invention is a processor system that incorporates a UART adapted to operate on a one-wire bus. The UART can be master or slave device on the one-wire bus.")

-a data direction switch for directing the flow of data between said primary one-wire bus and said secondary one-wire bus.

(Cruiger disclosed data direction between a master device and multiple slave devices over a one-wire bus, using a status register. Col. 2, lines 56-57, "...can communicate in a bi-directional manner via an exemplary one-wire UART over a one-wire data bus.", col. 6, lines 16-17, "...status register indicates that microprocessor is to receive data from the network master..." (status register is used to indicate which direction data is to flow), col. 6, lines 9-11, "...status register...indicating that the microprocessor wants to send data...", col. 6, lines 20-27, "...network master periodically interrogates status registers...to determine which slave UARTS have data to be transferred...")

Cruiger disclosed (Abstract, lines 1-9), "...system is adapted to communicate over at least one one-wire network utilizing one-wire communications protocol...For the embodiment of the invention in which the processor communicates over two one-wire networks..." Thus Cruiger suggested a plurality of one wire communication buses. Cruiger disclosed (col. 2, lines 64-67, "it is understood that if more than one master one-wire UART is incorporated into the same

Art Unit: 2122

integrated circuit that each should preferably communicate (direct flow of data) on separate one-wire networks (a suggestion of two one-wire buses). Cruiger failed to explicitly disclose a primary and a secondary one-wire bus with a data direction switch for directing the flow.

However Little suggested (col. 4, line 11) 'test interface circuitry', which would allow the "secure module (master / slave one-wire device) to operate on program memory and data memory that is connected to the integrated circuit via a bus interface (controller switch). As an example of a possible secondary one-wire bus and module, Little disclosed (col. 6, lines 18-30) 'timed access circuitry used to make sure that the software and hardware are working together correctly.' "The timed access circuitry makes sure that specific functions within the integrated circuit are happening within predetermined amounts of time." Else an event is triggered and event handling is processed. Additional information related to the times access is found at col. 16, lines 25-54. "The timed access circuit provides system control verification to system functions..." Also testing is suggested at col. 35, line 28-col. 36, line 4, with the test source supplied from an inter SRAM and an emulation bus or from a special test ROM. Little suggested (col. 7, line 65-col. 8, line 4), "It is understood that the present invention is not limited to a single wire connection between a master/host and the electronic module (slave). Furthermore, the present invention is not limited to the one wire protocol for communication over a single wire. The present invention could use more than one wire to communicate..."

Kardach supplied more information regarding bus bridging. Kardach disclosed (col. 1, lines 5-9), "**emulating bus interface logic**...pertains to slave controllers having at least one shadow register **to allow** device emulation and/or system **debugging**." (emphasis added) Col. 3, lines 8-

Art Unit: 2122

17, "...allow emulation of a slave device as well as **secondary bus** debugging capabilities. These techniques are generally **applicable to a wide variety of buses, either serial** or parallel, provided that a **processor can be interrupted** to execute either emulation of debugging routines...typically necessitates a **mechanism to provide at least one control signal** to the emulated device." (emphasis added) Col. 6, lines 6-10, "...present invention provides debugging capabilities for buses such as the serial bus...to debug problems with serial bus devices, the serial bus host controller or with the connectivity of the serial bus itself." This is enabled by (col. 6, lines 64-65, "shadow match circuitry, interrupt generation circuitry, and...interfacing circuitry...(data direction controllers)"

Therefore, it would have been obvious, to one of ordinary skill in the art, at the time of the invention to modify the Cruiger / Little combination to include details regarding debugging through the use of a second serial bus, as disclosed by Kardach, as all references relate to serial buses, all infer the possibility of a secondary bus, and communication to direct the flow of data.

Per claim 2:

-said secondary one-wire bus is a first secondary one-wire bus and the translator further comprises a second secondary one-wire bus.

(Col. 2, lines 64-67, "...if more than one master one-wire UART is incorporated into the same integrated circuit that each should preferably communicate (translator used to communicate) on separate one-wire networks. (primary and secondary one-wire buses)", col. 4, lines 55-56, "...wherein each one-wire UART is connected to a separate one-wire network..." Two or more

Art Unit: 2122

one-wire buses can exist. The translator, directing the flow of data, bridging between a primary and secondary one-wire bus, may itself be a one wire device. Col. 2, lines 16-17, "The UART can be a master or slave device on the one-wire bus." In this case, a translator, controlling data flow between two one-wire buses, becomes a master device, initiating commands. Col. 3, lines 7-8, "A slave UART replies based on what it is told to do via a one-wire network master circuit (translator).")

Per claim 3:

-a command parser for decoding a plurality of commands from the master.

(Col. 3, lines 13-14, "A master UART is the controller, hence master, of its one-wire bus. The master UART is responsible for querying the slave circuits connected to the one-wire bus", col. 3, line 45, "...master UART initiates and controls communications...", col. 4, lines 18-25, "...in the embodiment where CPU uses software and a standard port pin to emulate a master UART, the CPU must perform all of the tasks normally performed by a UART, which includes setting up appropriate bit patterns for handshaking purposes, transmitting the appropriate signals...waiting...and reading the responses...(parser decodes for a read)")

Per claim 4:

-data memory wherein data stored in said memory is output on said primary bus in response to at least one command of said plurality of commands.

Art Unit: 2122

(Col. 4, lines 9-11, "CPU may perform all of the processing necessary for transmitting data out of a port", col. 7, lines 21-23, "The one-wire UART of the present invention enables a microprocessor to communicate (output data) to other circuits via a one-wire bus.")

Per claim 5:

-a translator having a primary interface and a secondary interface;

(Col. 4, lines 60-66, "...a network master or master UART has the specific characteristic of being able to pull the one-wire line high... When the master circuit proceeds through its communication sequence with a slave it also initializes bus timing...", col. 5, lines 4-7, "...master UART uses the bits to specify whether electronic key, a slave, is to write a data pulse to the UART master or to read a data pulse from master..." Master UART has translator interface to send or receive data.)

-a primary one wire bus in electrical communication with said primary interface and with the master;

(Col. 4, lines 64-66, "...master circuit proceeds through its communication sequence with a slave..." Communication involves bus, interface and master.)

-a secondary one wire bus in electrical communication with said secondary interface and the slave device wherein,

(Col. 6, lines 1-4, "...a slave device can never initiate communications on its own. According to the one-wire protocol, a slave UART can only transmit and receive data upon initiation by the network master." Communication involves bus, interface (master communication sequence) and slave device.)



Art Unit: 2122

-when said translator is in a first operational mode, said primary interface is in electrical communication with said secondary interface such that serial data is communicated from the master to the slave,

(Col. 5, line 7, "...read a data pulse from master ...")

-when said translator is in a second operational mode, said primary interface is in electrical communication with said secondary interface such that serial data is communicated from the slave to the master,

(Col. 5, line 6, "...write a data pulse to the UART master...", col. 6, lines 16-20, "FIG. 1 raises the voltage level to a logic 1...whenever it is writing a logic 1 to electronic key (slave) or whenever it expects electronic key to write to the master UART...")

Cruiger disclosed (col. 2, lines 64-67, "it is understood that if more than one master one-wire UART is incorporated into the same integrated circuit that each should preferably communicate (direct flow of data) on separate one-wire networks (a suggestion of two one-wire buses).

Cruiger failed to explicitly disclose a primary and a secondary one-wire bus with a data direction switch for directing the flow. However Little suggested (col. 4, line 11) 'test interface circuitry', which would allow the "secure module (master / slave one-wire device) to operate on program memory and data memory that is connected to the integrated circuit via a bus interface (controller switch). As an example of a possible secondary one-wire bus and module, Little disclosed (col. 6, lines 18-30) 'timed access circuitry used to make sure that the software and hardware are working together correctly.' "The timed access circuitry makes sure that specific functions within the integrated circuit are happening within predetermined amounts of time."

Art Unit: 2122

Else an event is triggered and event handling is processed. Additional information related to the times access is found at col. 16, lines 25-54. "The timed access circuit provides system control verification to system functions..." Also testing is suggested at col. 35, line 28-col. 36, line 4, with the test source supplied from an inter SRAM and an emulation bus or from a special test ROM. Little suggested (col. 7, line 65-col. 8, line 4), "It is understood that the present invention is not limited to a single wire connection between a master/host and the electronic module (slave). Furthermore, the present invention is not limited to the one wire protocol for communication over a single wire. The present invention could use more than one wire to communicate..."

Kardach supplied more information regarding "-when said translator is in a third operational mode, serial data transmitted by the master is not communicated between the master and the slave." Kardach disclosed (col. 4, lines 55-61), "Depending on the interrupt select bit, the interrupt generation circuit signals either a system management interrupt or an interrupt request to the processor subsystem,...In one embodiment, the slave control logic does not accept further data from the serial bus (data transmitted by the master) until the interrupt has been serviced." Thus, Kardach suggested that system interrupts preempt a master device transmission signal.

Therefore, it would have been obvious, to one of ordinary skill in the art, at the time of the invention to modify the Cruiger / Little combination to include details regarding a priority of execution when a second serial bus is introduced, handled by interrupts, as it is well known that process priorities exist in an executing system. All references relate to serial buses, all infer the

Art Unit: 2122

possibility of a secondary bus, and communication to direct the flow of data, and inherently all systems must handle interrupts in a meaningful manner.

Per claim 6:

A method (col. 2, lines 49-50) for inserting known data into a serial data stream between a master and a slave device on a one-wire bus including the steps of:

(a) providing a translator having a primary one-wire bus in electrical communication with the master and a secondary one-wire bus in electrical communication with the slave device, said translator providing interruptible communication between the master and the slave device;

(Col. 12, lines 62-63, "...vector the microcomputer to the assigned interrupt routine..."

(translator redirects execution), col. 26, lines 58-61, "In the case of testability, the electronic module has been designed to support an external high speed interface for use at wafer level probe tests.", col. 35, line 27-col. 36, line 4, "Probe Evaluation...The source of the code is supplied through either the external emulation bus...or from the internal SRAM...Final Test Evaluation: The Final Test Evaluation is totally controlled through the One Wire UART...microcomputer will...run from a special test ROM...Emulation:...will access external memory using the emulation bus..." A testing and emulation feature is disclosed. An interrupt can send execution to an external memory.)

(b) decoding a set of commands sent by the master on the primary one-wire bus;

Art Unit: 2122

(Col. 5, line 67 – col. 6, line 5, “The peripheral circuits decode the address and, if appropriate, will combine the address with additional control signals from the microprocessor core so that the peripheral blocks understand what to do...will either read or write from the databus.”

(c) in response to one or more commands of said set of command, interrupting communication between the master and the slave device;

(Col. 12, line 58, “One Wire Slave UART Interrupt Command:...interrupt is designed to both restart...and to also vector...to the assigned interrupt routine...”)

(d) sending known serial data to either the master or the slave device.

(Col. 12, lines 10-18, “Interrupt Logic: designed to allow...the One Wire Interrupt command...”, col. 26, lines 58-61, “Testability...support an external high speed interface...”, col. 35, line 25-col. 36, line 4, “The initial Test Probe Evaluation makes use of two different test modes...electronic module can be configured to provide one of four different memory maps to access and test all of the memory blocks and internal core logic...The source of the code is supplied through either the external emulation bus or from the internal SRAM...” An interrupt can be used to vector to a known test data.)

Cruiger disclosed (col. 2, lines 64-67, “it is understood that if more than one master one-wire UART is incorporated into the same integrated circuit that each should preferably communicate (direct flow of data) on separate one-wire networks (a suggestion of two one-wire buses).

Cruiger failed to explicitly disclose a primary and a secondary one-wire bus with a data direction

Art Unit: 2122

switch for directing the flow. However Little suggested (col. 4, line 11) 'test interface circuitry', which would allow the "secure module (master / slave one-wire device) to operate on program memory and data memory that is connected to the integrated circuit via a bus interface (controller switch). As an example of a possible secondary one-wire bus and module, Little disclosed (col. 6, lines 18-30) 'timed access circuitry used to make sure that the software and hardware are working together correctly.' "The timed access circuitry makes sure that specific functions within the integrated circuit are happening within predetermined amounts of time." Else an event is triggered and event handling is processed. Additional information related to the times access is found at col. 16, lines 25-54. "The timed access circuit provides system control verification to system functions..." Also testing is suggested at col. 35, line 28-col. 36, line 4, with the test source supplied from an inter SRAM and an emulation bus or from a special test ROM. Little suggested (col. 7, line 65-col. 8, line 4), "It is understood that the present invention is not limited to a single wire connection between a master/host and the electronic module (slave). Furthermore, the present invention is not limited to the one wire protocol for communication over a single wire. The present invention could use more than one wire to communicate..."

Kardach supplied more information regarding bus bridging. Kardach disclosed (col. 1, lines 5-9), "**emulating bus interface logic**...pertains to slave controllers having at least one shadow register **to allow** device emulation and/or system **debugging**." (emphasis added) Col. 3, lines 8-17, "...allow emulation of a slave device as well as **secondary bus** debugging capabilities. These techniques are generally **applicable to a wide variety of buses, either serial or parallel,**

Art Unit: 2122

provided that a **processor can be interrupted** to execute either emulation of debugging routines...typically necessitates a **mechanism to provide at least one control signal** to the emulated device.” (emphasis added) Col. 6, lines 6-10, “....present invention provides debugging capabilities for buses such as the serial bus...to debug problems with serial bus devices, the serial bus host controller or with the connectivity of the serial bus itself.” This is enabled by (col. 6, lines 64-65, “shadow match circuitry, interrupt generation circuitry, and...interfacing circuitry...(data direction controllers)”

Therefore, it would have been obvious, to one of ordinary skill in the art, at the time of the invention to modify the Cruiger / Little combination to include details regarding debugging through the use of a second serial bus, as disclosed by Kardach, as all references relate to serial buses, all infer the possibility of a secondary bus, and communication to direct the flow of data.

Per claim 7:

Cruiger disclosed (Abstract, lines 1-9), “...system is adapted to communicate over at least one one-wire network utilizing one-wire communications protocol...For the embodiment of the invention in which the processor communicates over two one-wire networks...” Thus Cruiger suggested a plurality of one wire buses that communicate. Cruiger failed to disclose ‘inserting known data’.

Little disclosed:

A method (col. 2, lines 49-50) for inserting known data into a data stream between a master and a slave device on a one-wire bus including the steps of:

Art Unit: 2122

(Col. 3, lines 1-2, "FIGS. 71, 7B, 7C, and 7D depict a flow chart indicating an exemplary operation of the one wire UART", col. 19, lines 54-55, "The protocol required for the UART memory function commands is depicted in FIGS. 7A through 7D, col. 35, line 25- col. 36, line 4 provides a discussion on testing and emulation abilities of the invention.

(a) providing a primary one-wire bus in electrical communication with the master;

(Col. 2, lines 21-26, "...comprises a one wire (single wire) interface for bidirectionally interfacing the electronic module with another electronic device. The one wire interface is connected to a one wire UART. The UART is connected to a microprocessor and a co-processor and a memory circuit", col. 5, lines 18-20, "...microprocessor core block communicates with other circuitry blocks via a control databus. The databus in the preferred embodiment is a standard 8051 interface bus...")

(b) providing a secondary one-wire bus in electrical communication with the slave;

(Col. 7, lines 65-67, "It is understood that the present invention is not limited to a single wire connection between a master/host and the electronic module...")

(c) waiting for a reset pulse on said primary one-wire bus;

(See FIGs. 7 A-D, "Reset" at the bottom of the drawings.)

(d) receiving a ROM command on said primary one-wire bus;

(See FIGs. 6A & 7A, "From ROM functions flowchart, at the top of the drawings.)

(e) determining if said ROM command is a read command, a match command, a search command, or a skip command;

Art Unit: 2122

(See FIGs. 6A & 6B, note 1/3 of way down chart a selection is made between the ROM functions. Col. 19, lines 21-27, “The One Wire front end is access via a single data line using the One Wire Protocol. The bus master must provide one of the seven ROM Function Commands, 1) Read ROM, 2) Match ROM, 3) Search ROM, 4) Alarm Search, 5) Skip ROM...”)

(f) if said ROM command is a read command, performing the steps of:

- (i) transmitting a predetermined identifier on said primary one-wire bus;
- (ii) returning to step (c)

(See FIG. 6A, note selection for “Read Command” on the left., col. 19, lines 19-21, “The bus master must provide one of the seven ROM Function Commands...”)

(g) if said ROM command is a match command performing the steps of:

- (i) receiving an identifier on said one-wire bus;
- (ii) comparing said received identifier to a predetermined identifier;
- (iii) proceeding to step (j)

(See FIG. 6A, note the selection for the “Match ROM” command and the following bit match (comparing identifier).)

(h) if said ROM command is a search command performing the steps of:

- (i) transmitting the first bit of a predetermined identifier having a plurality of bits on said primary one-wire bus;
- (ii) transmitting the complement of said first bit of said predetermined identifier on said primary one-wire bus;
- (iii) receiving a bit on said primary one-wire bus;



Art Unit: 2122

(iv) comparing said received bit to said first bit of said predetermined identifier;

(v) repeating steps (h)(i) through (h)(iv) for each bit of said plurality of bits;

(vi) proceeding to step (j);

(See FIG. 6A, note the selection for the “Search ROM” command, transmitting bits, transmitting the complement, receiving, comparing for each bit.)

(i) if said ROM command is a skip command proceeding to step (j);

(See FIG. 6A, note the “Skip ROM” command selection.)

(j) receiving a memory command from said primary one-wire bus;

(See FIG.7A, Memory Functions Flow Chart, top left.)

(k) receiving a memory address from said primary one-wire bus;

(See FIG.7A.)

(l) if said memory command is a read command performing the steps of:

(i) receiving slave data on said secondary one-wire bus;

(ii) transmitting said slave data on said primary one-wire bus;

(iii) repeating steps (l)(i) – (l) (ii) until a reset pulse is received on said primary one-wire bus;

(iv) returning to step (d);

(See FIG.7A, “Slave One Wire Memory Function Flow Chart”, note “Read Status” on the left, processing through reset.)

(m) if said memory command is a write command, performing the steps of:

(i) receiving slave data on said primary one-wire bus;

(ii) transmitting said slave data on said secondary one-wire bus;

Art Unit: 2122

- (iii) receiving verification data on said secondary one-wire bus;
- (iv) transmitting said verification data on said primary one-wire bus;
- (v) receiving a write pulse on said primary one-wire bus;
- (vi) transmitting a write pulse on said secondary one-wire bus;
- (vii) receiving said slave data on said secondary one-wire bus;
- (viii) transmitting said slave data on said primary one-wire bus;
- (ix) repeating steps (m)(i) – (m) (viii) until a reset pulse is received on said primary one-wire bus;

(See FIG. 7A, “Slave One Wire Memory Function Flow Chart”, note “Write Status” , CRC correct (verification data), processing through reset.)

- (x) returning to step (d).

(See FIGs. 6A & 7A, “From ROM functions flowchart, at the top of the drawings.)

Cruiger disclosed (col. 2, lines 64-67, “it is understood that if more than one master one-wire UART is incorporated into the same integrated circuit that each should preferably communicate (direct flow of data) on separate one-wire networks (a suggestion of two one-wire buses).

Cruiger failed to explicitly disclose a primary and a secondary one-wire bus with a data direction switch for directing the flow. However Little suggested (col. 4, line 11) ‘test interface circuitry’, which would allow the “secure module (master / slave one-wire device) to operate on program memory and data memory that is connected to the integrated circuit via a bus interface (controller switch). As an example of a possible secondary one-wire bus and module, Little disclosed (col. 6, lines 18-30) ‘timed access circuitry used to make sure that the software and

Art Unit: 2122

hardware are working together correctly.’ “The timed access circuitry makes sure that specific functions within the integrated circuit are happening within predetermined amounts of time.” Else an event is triggered and event handling is processed. Additional information related to the times access is found at col. 16, lines 25-54. “The timed access circuit provides system control verification to system functions...” Also testing is suggested at col. 35, line 28-col. 36, line 4, with the test source supplied from an inter SRAM and an emulation bus or from a special test ROM. Little suggested (col. 7, line 65-col. 8, line 4), “It is understood that the present invention is not limited to a single wire connection between a master/host and the electronic module (slave). Furthermore, the present invention is not limited to the one wire protocol for communication over a single wire. The present invention could use more than one wire to communicate...”

Kardach supplied more information regarding bus bridging. Kardach disclosed (col. 1, lines 5-9), “**emulating bus interface logic**...pertains to slave controllers having at least one shadow register **to allow** device emulation and/or system **debugging**.” (emphasis added) Col. 3, lines 8-17, “...allow emulation of a slave device as well as **secondary bus** debugging capabilities. These techniques are generally **applicable to a wide variety of buses, either serial** or parallel, provided that a **processor can be interrupted** to execute either emulation of debugging routines...typically necessitates a **mechanism to provide at least one control signal** to the emulated device.” (emphasis added) Col. 6, lines 6-10, “....present invention provides debugging capabilities for buses such as the serial bus...to debug problems with serial bus devices, the serial bus host controller or with the connectivity of the serial bus itself.” This is

Art Unit: 2122

enabled by (col. 6, lines 64-65, "shadow match circuitry, interrupt generation circuitry, and...interfacing circuitry...(data direction controllers)"

Therefore, it would have been obvious, to one of ordinary skill in the art, at the time of the invention to modify the Cruiger / Little combination to include details regarding debugging through the use of a second serial bus, as disclosed by Kardach, as all references relate to serial buses, all infer the possibility of a secondary bus, and communication to direct the flow of data.

Per claim 8:

A translator device for insertion between a master and one or more slave devices on a one-wire bus, thus dividing the won-wire bus into two one-wire buses, the translator device comprising:

- data memory;

- a primary one-wire bus, said primary one-wire bus in digital electrical communication with the master;

- a secondary one-wire bus, said secondary one-wire bus in digital electronic communication with the one or more slave devices;

- data direction switch for alternatively directing the flow of data between said primary one-wire bus and said secondary one-wire bus or between said primary one-wire bus and said data memory.

See rejection 1f limitations as addressed in claim 1 above.

Art Unit: 2122

Cruiger disclosed (col. 2, lines 64-67, “it is understood that if more than one master one-wire UART is incorporated into the same integrated circuit that each should preferably communicate (direct flow of data) on separate one-wire networks (a suggestion of two one-wire buses).

Cruiger failed to explicitly disclose a primary and a secondary one-wire bus with a data direction switch for directing the flow. However Little suggested (col. 4, line 11) ‘test interface circuitry’, which would allow the “secure module (master / slave one-wire device) to operate on program memory and data memory that is connected to the integrated circuit via a bus interface

(controller switch). As an example of a possible secondary one-wire bus and module, Little disclosed (col. 6, lines 18-30) ‘timed access circuitry used to make sure that the software and hardware are working together correctly.’ “The timed access circuitry makes sure that specific functions within the integrated circuit are happening within predetermined amounts of time.”

Else an event is triggered and event handling is processed. Additional information related to the times access is found at col. 16, lines 25-54. “The timed access circuit provides system control verification to system functions...” Also testing is suggested at col. 35, line 28-col. 36, line 4, with the test source supplied from an inter SRAM and an emulation bus or from a special test ROM. Little suggested (col. 7, line 65-col. 8, line 4), “It is understood that the present invention

is not limited to a single wire connection between a master/host and the electronic module (slave). Furthermore, the present invention is not limited to the one wire protocol for communication over a single wire. The present invention could use more than one wire to communicate...”

Art Unit: 2122

Kardach supplied more information regarding bus bridging. Kardach disclosed (col. 1, lines 5-9), “**emulating bus interface logic**...pertains to slave controllers having at least one shadow register **to allow** device emulation and/or system **debugging**.” (emphasis added) Col. 3, lines 8-17, “...allow emulation of a slave device as well as **secondary bus** debugging capabilities. These techniques are generally **applicable to a wide variety of buses, either serial or parallel**, provided that a **processor can be interrupted** to execute either emulation of debugging routines...typically necessitates a **mechanism to provide at least one control signal** to the emulated device.” (emphasis added) Col. 6, lines 6-10, “....present invention provides debugging capabilities for buses such as the serial bus...to debug problems with serial bus devices, the serial bus host controller or with the connectivity of the serial bus itself.” This is enabled by (col. 6, lines 64-65, “shadow match circuitry, interrupt generation circuitry, and...interfacing circuitry...(data direction controllers)”

Therefore, it would have been obvious, to one of ordinary skill in the art, at the time of the invention to modify the Cruiger / Little combination to include details regarding debugging through the use of a second serial bus, as disclosed by Kardach, as all references relate to serial buses, all infer the possibility of a secondary bus, and communication to direct the flow of data.

### ***Response to Arguments***

7. Applicant has argued, in substance, the following:

Art Unit: 2122

(A) In reference to claim 1, as noted on page 11, 1<sup>st</sup> paragraph, of Remarks submitted 27 September 2004, Curiger fails to disclose “the data direction switch directs the flow of data to and from the primary one-wire bus onto, or off of, the secondary one-wire bus.”

Examiner's Response: Curiger did suggest two one-wire networks, in which the processor communicates (Abstract, lines 9-10). Communication inherently entails directing data. Additional references are provided. See rejection of claim 1 above.

(B) In reference to claim 5, as noted on page 11, 3<sup>rd</sup> paragraph, of Remarks, a third operational mode has been amended to clarify the situation where the master attempts communication with the slave but the communication is interrupted by the translator.

Examiner's Response: This is a newly added limitation. See rejection of claim 5 above and Kardach, col. 4, lines 55-61. Executing systems inherently include an interrupt priority policy.

(C) In reference to claims 6 and 7, as noted on page 12, 2nd & 4th paragraphs, of Remarks, Little does not provide primary and secondary one-wire buses, with any provision for communication there between.

Examiner's Response: Curiger suggests a plurality of one-wire buses (Abstract). Little suggested, col. 7, lines 65-66, “invention is not limited to a single wire connection...could use more than one wire...”. Additionally, see rejection of claim 1 above.

Art Unit: 2122

*Conclusion*


7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mary Steelman, whose telephone number is (571) 272-3704. The examiner can normally be reached Monday through Thursday, from 7:00 AM to 5:30 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan Q. Dam can be reached at (571) 272-3695. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mary Steelman

01/06/2005



**TUAN DAM**  
**SUPERVISORY PATENT EXAMINER**